We model and compare on-chip ͑up to wafer scale͒ and off-chip ͑multichip module͒ high-speed electrical interconnections with free-space optical interconnections in terms of speed performance and energy requirements for digital transmission in large-scale systems. For all technologies the interconnections are first modeled and optimized for minimum delay as functions of the interconnection length for both one-to-one and fan-out connections. Then energy requirements are derived as functions of the interconnection length. Free-space optical interconnections that use multiple-quantum-well modulators or vertical-cavity surface-emitting lasers as transmitters are shown to offer a speed-energy product advantage as high as 30 over that of the electrical interconnection technologies.
Introduction
VLSI technology improvements have dramatically increased microelectronic device densities and speeds. However, interconnection technology has not advanced proportionally. One of the main reasons is the limited availability of interconnection materials that are compatible with VLSI and electronic packaging technologies. The increased wire resistance as a result of smaller feature size, the residual wire capacitance resulting from fringing fields, the aspect ratio of the interconnection wires, and the interwire cross talk are among the main factors that prohibit more significant improvements in electrical interconnect performance. Consequently the overall performance of VLSI systems becomes increasingly dominated by the performance of long interconnects.
For overcoming this limitation free-space optical interconnections have been suggested, in which long electrical interconnects are replaced by an optical link consisting of a light transmitter, interconnection optics, and a photodetector. [1] [2] [3] [4] [5] [6] [7] [8] This scheme, although devoid of electrical interconnection parasitics, has its own difficulties. The unavailability of monolithically integrated optical transmitters on silicon imposes hybrid integration schemes with increased cost. In addition, the transformation of information from the electrical to the optical domain and vice versa introduces inefficiencies to the energy budget.
Therefore it is essential to identify the regions of superiority between electrical and optical interconnects and to determine some of the important tradeoffs. This would help system designers choose the proper interconnect technology for a given system application. In this paper we compare the speed performance and the energy cost of a class of electrical and optical interconnections for use in large-scale digital computing systems. A similar analysis comparing free-space optics and electrical interconnects was presented by Feldman et al. 9 approximately 10 years ago. The study presented here expands that analysis in many ways. It includes more comprehensive interconnection models, and, in addition to evaluating on-chip interconnections, it evaluates offchip electrical interconnects ͓multichip modules ͑MCM's͔͒.
In this paper on-chip, off-chip, and free-space digital interconnections based on multiple-quantum well ͑MQW͒ or vertical-cavity surface-emitting lasers ͑VCSEL's͒ are evaluated. The different interconnect technologies are compared after they are analyzed in detail and optimized for minimal delay. In the free-space case the following considerations are included: the MQW modulator-saturation phenomena, the dependence of the VCSEL output power on speed, the dependence of the VCSEL threshold on output power, and the effects of parasitics resulting from the hybrid integration of silicon devices with optical transmitters. In the case of off-chip electrical interconnects the effects of both series-and parallel-termination schemes are discussed. In all cases superbuffers are designed to minimize the propagation delay between minimum logic and offchip line drivers. An optimum repeater design is adopted to maximize the speed of distributed on-chip interconnections. Finally, both return-to-zero ͑RZ͒ and nonreturn-to-zero ͑NRZ͒ transmission schemes are used, where appropriate, to minimize energy dissipation. Note that we do not consider any cross talk ͑optical or electrical͒ issues in this paper, which in the case of electrical cross talk becomes more and more critical as complementary metal-oxide semiconductor ͑CMOS͒ technology is scaled down. Effects of scaling are considered only qualitatively in Section 7.
In Section 2 we present the basic assumptions and limitations of the study. In Section 3 we define the interconnection in the scope of this analysis and introduce fundamental equations of energy calculation along with the five critical parameters required for calculating the energy of an interconnection. The design and the analysis of off-chip and on-chip electrical interconnections for data transmissions are presented in Sections 4 and 5, respectively. Section 6 is devoted to the analysis of the optical interconnects, separately for the cases of MQW modulators and VCSEL's as optical transmitters. In each case the performance of the optical interconnect is compared with on-chip and off-chip electrical interconnects. In Section 7 we discuss qualitatively some of the effects of VLSI technology scaling on the performance of both electrical and free-space optical interconnects. Finally, conclusions are presented in Section 8.
Assumptions
Throughout this paper we use the term interconnection to refer to the physical medium used for digital communications between electronic subsystems. Below are the assumptions under which we analyze such interconnections in this paper ͑which are labeled A1 through A12͒:
A1. The application range that we are considering can be defined as large-scale digital computing systems that use dense interconnections. This leads to the assumption that, in the electrical domain, only silicon CMOS VLSI technology ͑chip or wafer scale͒ and MCM technologies are considered. This restricts our analysis to a certain class of on-chip and off-chip digital interconnections. Off-chip interconnections are those that interconnect chips on a MCM substrate, whereas on-chip connections start and end on silicon within a chip or a wafer. Because the interconnection line length is an independent parameter in our analysis, increasing the on-chip line length automatically extends the analysis to the wafer-scale integration domain.
A2. We do not consider a certain type of computing algorithm or architecture to calculate the required interconnection line lengths or fan-out in a particular system. We consider the interconnection length ͑L int ͒ as an independent variable. Although the derivations are carried out for both one-to-one and fan-out cases, we consider only one-to-one connections in the comparative results, as they are representative of the respective merits of the technologies. More comprehensive results that include fan-out considerations, clock distribution networks, and lead lanthanum zirconium titanate modulators as an alternative free-space transmitter technology can be found in Ref. 10 .
A3. Analog fan-in is not considered because of the assumption of digital communication.
A4. We analyze on-chip and off-chip electrical interconnections separately. The performance of systems that use both types of interconnection in the same channel can be estimated by a combination of the results of the independent studies.
A5. To ease the communication protocol, we assume synchronous communication in which data are forced to the transmitter end of the interconnection by the rising edge of a global clock signal. The data are sensed at the receiver end of the interconnection by the falling edge of the clock. Thus the sum of the delays of the various channel components as well as the maximum clock skew determines the minimum clock period ͑maximum frequency of synchronous operation͒.
A6. We assume static CMOS logic design with rail-to-rail voltage swings. However, the same analysis methodology could be applied to dynamic or reduced-voltage-swing logic designs by proper adjustment of voltage swings and currents in the analysis. Indeed, to calculate the energy of an interconnection ͑regardless of the signaling scheme͒ it is sufficient to determine the capacitive, short-circuit, and steadystate components of the energy.
A7. We do not include the scaling analysis of VLSI technology. We use 0.5-m CMOS technology parameters for numerical illustrations. However, in Section 7 we discuss the first-order effects of technology scaling on both electrical and optical interconnect performances.
A8. We consider only free-space optics in our optical interconnection analysis. However, we do not carry out any in-depth design of the optical routing subsystem; rather, we model it with an optical timeof-flight delay and an optical power transfer efficiency. The time-of-flight delay varies as a function of the interconnection length whereas the power efficiency is assumed to be independent of the interconnection length.
A9. For the optical interconnections we assume that the light transmitters ͑MQW modulators or VCSEL's͒ are flip-chip bonded to silicon and that integrated reverse-biased silicon p-n junctions are used as photodiodes. Note that standard silicon p-n diodes are speed limited 11 well below 1 GHz but that other types of faster detectors ͑e.g., hybridized MQW p-i-n diodes or GaAs metal-semiconductor-metal detectors͒ could be used for the high-speed rates. ͑In-terestingly enough, MQW p-i-n diodes have similar parasitics, although they do exhibit better responsivity than silicon p-n diodes of similar dimensions even when accounting for the hybrid integration.͒ A10. For the series-terminated off-chip electrical interconnection as well as for the modulator-based optical interconnections, we assume NRZ communication. In this case the channel logic level is not altered unless a new data bit to be transmitted differs from the previously transmitted data bit. For the parallel-terminated electrical interconnection and the VCSEL-based optical interconnection cases we assume a RZ transmission scheme. This is because the dc power consumption that is due to the paralleltermination resistor or the laser current is much higher than the power consumption of the interconnection that is due to switching.
A11. In the optical interconnection channel we assume that a required bit-error rate can be achieved by requiring a certain voltage swing at the photodiode output, which, in turn, requires a certain input optical power. In our calculations we assume a photodiode output voltage swing of 330 mV, which is approximately equal to the transition width of a CMOS inverter transfer characteristic for 3.3-V power supply voltage in a 0.5-m CMOS. We also assume an amplifier with a gain of only 10, which is quite conservative. Note that this voltage swing is due to the charging of the diode and amplifier input capacitance by the photocurrent. Depending on the type of detector and the type of amplifier, this required voltage swing ͑and associated photocurrent and input optical power͒ would change.
A12. In the off-chip interconnection case we assume that the interconnection conductor is lossless: this approximation holds within the limits of the independent parameters used.
Definition of Interconnection and Estimation of Energy
From assumptions A1 and A2, we define an interconnection in our scope as follows: An interconnection is the physical implementation of a 1-bit-wide digital communication channel within or between digital VLSI subsystems ͑chips, wafers͒ involving parasitics of the medium as well as active and passive design components used to force, restore, enhance, route ͑op-tically͒, and sense the data in the channel. This definition is illustrated in Fig. 1 . Note that we require the interconnection to connect minimum geometry gates because of the large-scale integration requirement.
Let us now consider the average energy requirement of a 1-bit data transmission through the interconnection. Because in CMOS design any logic gate ͑or a combination of gates͒ can be represented electrically with an equivalent inverter, we consider the simple inverter circuit shown in Fig. 2 . This inverter represents all the logic devices in the interconnection, whereas the capacitance C tot represents the total capacitance switched during data transmission. As the input to the inverter switches from V sup to ground, a current flows from the power supply through the positive metal-oxide semiconductor ͑PMOS͒ transistor. Part of the average value of this current is used to charge C tot ͑capacitive component͒, while the remaining part flows to ground through the negative metal-oxide semiconductor ͑NMOS͒ transistor, which is partly ON during switching ͑short-circuit component͒. The instantaneous capacitive current is given by
The supply power associated with this current is
The energy is the integral of the power over the period of time that the power is dissipated:
When Eq. ͑2͒ is used in Eq. ͑3͒ with the integration range over the full voltage swing ͑based on assumption A6͒, the capacitive component of the energy drawn from the power supply is given by Fig. 2 . Electrical model of an interconnection for the calculation of the energy requirement. An inverter models all the logic devices in the interconnection, and a resistor models all the devices that require steady-state power. C tot is the total interconnection capacitance that is switched during the transmission of a digital bit. Half of this energy is stored on C tot , while the other half is dissipated as heat over the PMOS transistor's resistance during the charging of C tot . During the switching of the input from zero to V sup , the inverter does not require any capacitive energy from the power supply. This is because the capacitive discharge currents originate from the energy stored on C tot and not from the power supply. Therefore Eq. ͑4͒ represents the total capacitive energy requirement from the power supply during a period of the input signal that involves two opposite transitions.
On the other hand, the average short-circuit current of a CMOS inverter ͑caused by the two switching transitions in one period, assuming equal rise and fall times͒ is given as 12
where k eff is the effective transconductance parameter ͑modeling the equivalent transconductance of all the gates in the interconnection͒, V T is the transistor threshold voltage, and t r and T are the rise time and the period of the input signal, respectively. Multiplying Eq. ͑5͒ by V sup to calculate the power and applying Eq. ͑3͒ over the period yields the shortcircuit component of the energy drawn from the power supply as a result of two opposite switching transitions of the input signal:
So far we have considered the energy that is due to capacitive and short-circuit currents. Some circuitry in the interconnection may also consume considerable steady-state current because of termination, biasing, or high leakage. Covering such cases, we can express the total energy ͑per period of the input signal͒ as
where E SS represents the energy consumed as a result of the steady-state currents:
where I H and I L are the average steady-state currents from power supply to ground during the steady-state high and low levels of the input signal, respectively, and T H and T L are the durations of the high and the low logic levels, respectively. Let us now consider Fig. 3 , which shows the average case of a 4-bit serial data transmission, on the basis of assumptions A4 and A10. From Fig. 3͑a͒ , we observe that, in the NRZ case, the channel experiences only one pair of opposite switching ͑low to high and high to low͒ per 4 bits of data transmission.
Thus T H and T L are each equal to two clock periods. The average energy per bit can then be expressed as
where
In the RZ case ͓Fig. 3͑b͔͒ the channel performs two pairs of switching per 4 bits of data transmission, and T H and T L are equal to 1 and 3 clock periods, respectively. In this case the average energy per bit is
For a parallel-terminated electrical interconnection, in which the termination impedance is located at the end of the line, one must take into account the finite time-of-flight delay ͑t f ͒ of the electrical waveform in the energy calculation. Specifically, t f should be subtracted from the high-level duration of the data T H at the driver-chip output. This is because it is only after a t f delay of the waveform that the signal reaches the termination and creates a current through it. When the channel switches back to zero at the transmitter output, the paralleltermination resistor continues to conduct current. However, the source of this energy does not come from the supply ͑because the transmitter driver output is disconnected from the power supply͒, but it comes from the energy stored in the transmission line.
Equations ͑4͒, ͑6͒, ͑9͒, and ͑11͒ are necessary and sufficient to calculate the energy requirement of the interconnection. The evaluation of these equations require that, besides the technology parameters V sup and V T , the following five parameters be determined:
͑1͒ C tot , total capacitance switched during transmission, ͑2͒ k eff , effective transconductance of all active devices in the interconnection,
͑3͒ I H and I L , high-and low-level steady-state currents during data transmission, respectively, ͑4͒ t r , rise time of the signal in the interconnection, ͑5͒ T, period of the synchronous system clock.
To calculate the above five parameters, we apply well-established circuit techniques used to minimize the propagation delay through interconnections, such as the use of superbuffers, optimum repeaters, or transmission-line terminations. After the interconnection is designed with these techniques to operate at the highest possible speed, we estimate the energy requirement of a 1-bit data transmission through the channel. Figure 4 illustrates the off-chip interconnection scheme. The transmitter chip involves an electronic subblock composed of dense minimum-size devices necessary for large-scale computation or storage. A superbuffer to drive a large-size line driver for which a global off-chip interconnection is needed follows this block. The line driver forces the data into the off-chip conductor by means of an output pin. The data propagate along the conductor and are received by the various receiver chips. In the one-to-one connection case, there is only one chip at the end of the conductor. Each receiver chip is connected to the off-chip conductor by means of an input pin, which is then connected to a minimum-size inverter to receive and restore the data for use in the following electronic block. If a parallel-termination scheme is used, then the off-chip conductor is terminated with a paralleltermination resistor R T whose value matches the conductor impedance. If a series termination is used then the line-driver output resistance is matched to the off-chip conductor's impedance.
Speed and Energy of Off-Chip Electrical Interconnections
Because of the large width and thickness of off-chip conductors and the low resistivity of the materials used, such off-chip connections offer very low unitlength resistance ͑Ͻ1 ⍀͞cm͒. For practical purposes they can be considered lossless; for short interconnection lengths the transmission-line behavior can be neglected, and the line acts as a lumped capacitor. In this regime the optimum superbuffer ͑to minimize the propagation delay͒ can be designed on the basis of the total load capacitance of the driver chip. 13 The interconnection can be treated as a lumped capacitor when 14 -21 t r Ͼ 5t f ,
where t r is the rise time of the data signal in the interconnection and t f is the time-of-flight delay of the signal propagation through the interconnection conductor. For long interconnection lengths, such that t r Ͻ 2.5t f , the transmission-line phenomena become dominant. 14 To enable the continuity of the analysis we use stricter criteria in this study and assume that the transmission-line phenomena need to be considered when
A. Interconnection in the Lumped-Capacitor Regime:
In this regime a superbuffer is both necessary and sufficient to drive the total load capacitance of the driver chip with minimal delay. 13, 14 The load capacitance of the driver chip can be estimated ͑Fig. 4͒ as
where L int and C int off are the off-chip interconnection length and interconnection capacitance per unit length, respectively, and C dr and C rc are the driverchip output and the receiver-chip input capacitances, respectively:
where C pin is the chip package pin capacitance given by the packaging technology, C min,i is the minimum inverter input capacitance given by the on-chip inte- gration technology, and C sb,o is the last superbuffer stage output capacitance given by Eq. ͑A5͒ in Appendix A. The process of using Eq. ͑15͒ in Eq. ͑A3͒, solving n, the number of superbuffer stages from Eq. ͑A5͒, and equating to Eq. ͑A3͒, provides C L as a function of the technology parameters and independent variables:
where C min,o is the minimum inverter output capacitance and ␤ is the superbuffer tapering factor ͑see Appendix A for details͒. From Fig. 4 we see that the interconnection length as a function of the number of chips ͑N͒ is
where L c is the side length of a chip and L sp is the spacing between subsequent chips. Using Eq. ͑19͒ in Eq. ͑18͒ gives the total load capacitance of the driver chip:
. (21) For a one-to-one connection, i.e., N ϭ 1, Eq. ͑18͒ reduces to
Substituting Eq. ͑21͒ or Eq. ͑22͒ for load capacitance into Eq. ͑A3͒ gives the required number n 1,N of stages in the superbuffer. Using this result in Eq. ͑A6͒ provides the total parasitic superbuffer capacitance C sb . The total capacitance of the interconnection is then
The effective transconductance k eff of the interconnection is equal to the sum of the transconductances of the superbuffer stages and is calculated by substitution of n 1,N into Eq. ͑A7͒. Because there is no biasing or termination resistor, there is no steadystate current consumption in this regime of operation and
The rise time of the signals in the superbuffer is estimated by Eq. ͑A4͒. The superbuffer propagation delay is found by substitution of n 1,N into Eq. ͑A1͒. Finally, on the basis of the synchronous operation assumption, the minimum clock period T CLK is required to be as long as the superbuffer propagation delay:
This concludes the calculation of the five parameters of the interconnection ͑listed at the end of Section 3͒ necessary to estimate the speed performance and the energy requirement of the interconnection in the lumped-capacitor regime. In Subsection 4.B we extend the analysis to the case of long off-chip interconnections, which behave as transmission lines.
B. Interconnection in the Transmission-Line Regime:
In this regime a series-or parallel-termination scheme is used to minimize reflections and spurious transitions. Figure 4 illustrates these termination schemes. In the case of series termination the driver output resistance is matched to the impedance of the interconnection conductor. Because of the equal impedance of the conductor and the driver, the initial voltage transfer to the line is only half the supply level. For achieving a full supply level across the conductor, the signal has to bounce from the receiver end and propagate back to the driver site, thus requiring a round-trip propagation of the signal on the conductor. In the parallel-termination scheme the receiver end is terminated with a resistor equal to the line impedance. This way, no reflections occur from the receiver end, but the driver initially has to provide a high ͑or low͒ enough logic voltage to the line. Because only a one-way trip of the signal is needed, a parallel-termination scheme provides faster data transmission than the series termination, but it also requires more energy because of the steady-state current consumption through the parallel-termination resistor. Because both termination schemes require larger-than-minimum geometry drivers, a superbuffer is needed to connect the minimum-size logic to the line drivers and minimize the propagation delay.
In the case of a one-to-one connection the interconnection line is unloaded and the characteristic line impedance can be calculated by 14
where is the propagation speed in the medium and C int off is the parasitic off-chip line capacitance per unit length. In the case of fan-out the line can be treated as distributed if the spacing between the receivers is short. Under this assumption the total loaded line impedance can be calculated as 14
where C N is the fan-out capacitance per unit length that, from Fig. 4 , is seen to be
Similarly, the time-of-flight delays for one-to-one and fan-out connections are estimated as
Note that, in Eqs. ͑27͒ and ͑30͒, we have neglected the increasingly smaller effect of the output capacitance of the driver chip as the interconnection length increases. Now we are in a position to estimate the boundary of the lumped-capacitor and the transmission-line regimes. Using Eqs. ͑29͒ and ͑30͒ in inequalities ͑13͒ and ͑14͒ and solving for L int provides the region of transmission-line operation:
In the case of series termination the output resistance of the last superbuffer stage in the driver chip should match the characteristic line impedance ͑Z 1 in the one-to-one case and Z N in the fan-out case͒:
In the parallel-termination case, although the buffer impedance does not have to match the line impedance, it should be low enough to provide the necessary high-level voltage across the paralleltermination resistor:
where R T is the termination resistor whose value is matched to the line impedance and V H is the minimum acceptable logic high-level voltage. The resistance of the last superbuffer stage is calculated by Eqs. ͑33͒ and ͑34͒; thus the entire superbuffer can now be designed. The size S of the nth ͑the largest͒ buffer stage is S ϭ ␤ nϪ1 ϭ R min ͞R dr , where R min is the minimum-size inverter output resistance. This allows the calculation of the total number of stages in the superbuffer,
and, from the biggest to the smallest, the stages decrease in size by a factor of ␤. After the number of stages is determined the effective transconductance k eff of the line is calculated from Eq. ͑A7͒. The total capacitance of the superbuffer C sb is obtained by substitution of Eq. ͑35͒ for n into Eq. ͑A6͒. As in the lumped-capacitor regime, the total interconnection capacitance is calculated as
In the series-termination case, there is no steadystate current consumption. In the paralleltermination case, there is a steady-state current as long as the logic level of the interconnection is high:
Because the interconnection is driven by the superbuffer, the rise time of the data signals in the interconnection is calculated by Eq. ͑A4͒. The minimum clock period T CLK is equal to the sum of the superbuffer propagation delay given by Eq. ͑A1͒ and the one-way or the round-trip time-of-flight delay for parallel and series termination, respectively:
where m ϭ 1 for parallel and m ϭ 2 for series termination. In Eq. ͑39͒ we assumed for simplicity that the last superbuffer stage propagation delay is equal to the propagation delay of a previous stage, although its size is determined by the matching condition rather than by the output capacitance. In Eq. ͑39͒ we also neglected the rise time of the signal at the receiver end, which is quite small because of the small flip-chip bond and receiver input capacitance. In Eq. ͑39͒ the superbuffer propagation delay is different for the series-and parallel-termination cases because of Eq. ͑35͒. This difference, however, is small because the minimum high-level voltage V h is generally approximately half the supply level, requiring a buffer size as big as a buffer designed for the series-termination case. For short interconnection lengths estimations of the interconnection speed with the lumped-capacitor or transmission-line models provide close results. For this reason we plot only the speed performance estimated by the transmission-line theory for all interconnection lengths. The technology constants used in the numerical illustrations are presented in Table 1 . Figure 5 illustrates the maximum clock speed and energy per bit transmitted as a function of interconnection length for a one-to-one connection. Because of Eqs. ͑29͒ and ͑30͒ the speed decreases with interconnection length, from above 1 GHz to approximately 300 MHz ͑series-terminated 20-cmlong line͒ in the slowest case. The speed of parallelterminated lines is higher, mostly because of the oneway trip delay of the signal, as stated by Eq. ͑39͒.
The strongest dependence of the delay on the interconnection length comes from the time-of-flight delay, which increases linearly with line length. For short interconnections, as suggested by inequalities ͑31͒ and ͑32͒, the line is in the lumped-capacitor regime. In this regime the energy requirement increases linearly with the interconnection length because of the linear dependence of both C tot and k eff on L int . As interconnections become longer, the transmission-line phenomena become dominant. This yields a sudden increase in energy at the boundary of this regime. This increase is small in the series-termination case, as this scheme requires nothing more than a slight increase of the line-driver size. In the parallel-termination case, however, the jump is drastic, as this scheme requires a paralleltermination resistor that consumes high steady-state power. Note that the boundary between lumpedcapacitor and transmission-line regimes is not precisely defined because of the approximate separation of the two regions by inequalities ͑13͒ and ͑14͒.
For short interconnections the biggest contribution to the total energy comes from the termination resistor. As line lengths become longer, the capacitive component quickly becomes the dominant component, constituting up to 70% of the total energy. For short interconnections, the short-circuit component of the energy is approximately 20% of the other components. As line lengths become longer, its effect reduces to approximately 10%.
Because the line impedance is independent of line length, after the line impedance is matched ͑in the series-termination case͒ the superbuffer size remains constant as interconnections become longer. However, as the line length increases, the total interconnection capacitance increases linearly, resulting in an overall linear increase of energy. In the paralleltermination case the slope of the energy increase is higher than in the series-termination case. This is because, in addition to the linear increase of the interconnection capacitance with line length, the energy requirement of the parallel-termination resistor also increases with line length. Indeed, longer interconnections reduce the transmission speed of a bit, which results in power dissipation at the termination resistor over a longer period of time. Figure 6 illustrates a typical on-chip ͑wafer͒ interconnection configuration. In this case the distrib- uted line behavior is dominant, as generally an onchip conductor is lossy ͑R int Ϸ 100 ⍀͞cm͒. Thus for short interconnection lengths a superbuffer is sufficient to drive the interconnection with small delays. As the interconnection length becomes longer, the line resistance becomes nonnegligible. The propagation delay through the interconnection can be minimized only by use of optimally sized and spaced repeaters. 14 Because a repeater is large a superbuffer is still needed to drive the first repeater. We consider three different fan-out loading conditions: a minimum inverter input load every 100, 200, and 400 m. Again, if we assume distributed load behavior the extra loading resulting from fan-out can be absorbed in the parasitic line capacitance. Given the line parasitics per unit length and the minimum inverter parameters, the optimum number N R and size S R of the repeaters can be calculated as 14
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where R int on and C int on are the on-chip interconnection resistance and capacitance per unit length, respectively; R min and C min,o are the output resistance and the output capacitance of a minimum-size inverter, respectively; and C N is the extra capacitance per unit length owing to fan-out. The resulting propagation delay through the interconnection ͑in-cluding the delay of the repeaters͒ is found as 14
On the basis of typical 0.5-m technology parameters, there has to be one repeater, 150 times larger than a minimum geometry inverter, approximately every centimeter of the on-chip interconnection length to minimize the propagation delay ͑in the oneto-one connection case͒. Because the repeater size is much larger than a minimum-size inverter, the first repeater is to be driven by a superbuffer. The input capacitance of a repeater is calculated as
The superbuffer load capacitance is equal to the sum of the input capacitance of a repeater given by Eq. ͑43͒ and the output capacitance of the last superbuffer stage:
Substituting Eq. ͑44͒ into Eq. ͑A3͒ for the load capacitance and solving for n with the help of Eq. ͑A5͒ yields the number of superbuffer stages n sb,ON . The total superbuffer capacitance C sb,on and the propagation delay t sbp,on are calculated by Eqs. ͑A6͒ and ͑A1͒. Generally a two-stage superbuffer is sufficient to drive the repeater. The superbuffer effective transconductance is calculated by Eq. ͑A7͒. The effective transconductance of the interconnection is then estimated as
The total capacitance of the interconnection is then
Because there is no termination or biasing requirement, there is no steady-state current consumption and I H ϭ I L ϭ 0. Because of the use of a superbuffer cascaded with repeaters in the interconnection, the rise time of the signals varies slightly throughout the interconnection. The biggest contribution to the energy ͑for long connections͒ comes from the repeaters. Thus for simplicity we use the signal rise time at the input of a typical repeater for the entire interconnection. We can estimate this rise time by weighing the distributed RC terms ͑between two successive repeaters, i.e., approximately 1 cm͒ by 1 and lumped ones by 2.3 ͑Ref. 14͒:
Finally, the minimum clock period is calculated to be Unlike in the off-chip interconnection case ͑i.e., in the transmission-line regime͒, k eff is a function of the interconnection length, as longer interconnections involve more repeaters. This results in a faster increase of the energy requirement as a function of L int . Figure 7 illustrates the results of the analysis. As can be seen in Fig. 7 , the effect of loading on the speed is small. The energy requirement increases linearly because of the linear dependence of the number of repeaters as well as that of the line capacitance on L int . The biggest contribution to the energy comes from the capacitive component, whereas the shortcircuit component constitutes only 25% of the overall energy. The energy requirement of the on-chip interconnection is comparable with that of an off-chip interconnection. Although there is no need for terminations, on-chip interconnects require periodic repeaters because of the lossy nature of the interconnection conductor. For the same reason onchip interconnections are also slower than their offchip counterparts. Figure 8 shows the typical optical interconnection model considered in this study. As in the electrical interconnection case, a superbuffer amplifies the minimum logic to drive the optical transmitter driver, which in turn switches the optical transmitter device. The transmitter is modeled by a current source and a capacitor. For a VCSEL the current source models the laser current needed to produce the required laser output power. For a MQW modulator the current models the current arising from absorption. The transmitter capacitance includes the transmitter driver output capacitance, the transmitter device capacitance, and the flip-chip bond capacitance ͑based on assumption A9͒.
Optical Interconnections
The minimum logic that drives the interconnection uses the logic level power supply voltage V DD . Because of the transmitter device requirements, the transmitter itself, the transmitter driver, and the superbuffer all use a separate supply level V TR , which is generally larger than V DD . We assume that V TR is less than the breakdown voltage on the chip, such that no special circuitry is needed in these stages. Furthermore, if V TR is only a couple of times larger than V DD , an inverter in the logic is capable of driving a properly biased, higher-voltage inverter ͑first inverter in the superbuffer͒, as this inverter would provide the necessary gain. Note that the first inverter of the superbuffer never turns off completely because of the less-than-full voltage swing at its input, resulting in steady-state power dissipation.
Alternatively the superbuffer could be operated at the VLSI supply level V DD and the amplification could be performed by the transmitter driver. In this late-amplification scheme, the superbuffer consumes less energy because of the reduced supply level, but the transmitter driver consumes more energy because the transmitter driver does not switch off completely. As the transmitter driver is generally larger than minimum, the energy requirement is higher than that of the first superbuffer stage. In the early-amplification case, in which the amplification is performed by the first inverter of the superbuffer, the superbuffer consumes more and the transmitter driver consumes less energy. A detailed analysis shows that, for transmitter voltages below 10 V, the early-amplification scheme is more energy efficient. In a dynamic design or in cases in which the transmitter driver does not have to be large, late amplification would be more beneficial.
In some cases the transmitter may need to be biased at a certain voltage for optimum operation: A separate supply voltage V b is used for this purpose ͑see Fig. 8͒ . If a modulator is used as transmitter the optical power needs to be routed to each modulator from an optical power supply, as is also depicted in Fig. 8 .
The free-space optical interconnections route a transmitter output to N receivers. They are modeled by a time-of-flight delay and a power transfer efficiency ͑see Table 2͒ . At the receiver site a current source models the absorbed photocurrent in a reverse-biased p-n junction. The current source I L models the photodiode load current. Two clamping diodes are used to limit the photodiode output voltage to approximately 330 mV ͑on the basis of assumption A11͒ and obtain fast switching. A minimum-size inverter is used to threshold the photodiode output and restore the logic levels. Independently of the type of transmitters used the design of the interconnection always starts with the estimation of the required photocurrent dynamic range at the receivers. This photocurrent depends on the technology parameters, the operation speed, and the photodiode voltage swing. After the detector photocurrent dynamic range is determined, the transmitter output power dynamic range can be estimated on the basis of the detector responsivity and the optical link power transfer efficiency. This is followed by the design of the particular transmitter used.
A. Multiple-Quantum-Well Modulator as a Transmitter
For optical interconnection applications optical intensity modulation can be achieved directly in a MQW structure by electrical modulation of the excitonic absorption. This effect is commonly referred to as the quantum-confined Stark effect. 22, 23 The MQW modulators are potentially high-speed devices, and their use in free-space optoelectronic interconnection systems has been demonstrated. 24 The modulator contrast ratio, insertion loss, and absorption satura- Fig. 8 . Model of interconnection by use of free-space optics. On the transmitter site the interconnection includes a transmitter, a transmitter driver, and a superbuffer in the case for which the transmitter is too large to be driven by minimum logic. The receiver site includes a photodiode with a thresholding current source, clamping diodes to limit the voltage swing, and a minimum-size inverter to amplify the photodiode output signal and restore the logic levels. System laser, current-to-optical power conversion efficiency 0.3 W͞A tion are important issues that constrain the applications of these modulators. 25 It has been observed experimentally that the contrast ratio and the insertion loss of a MQW modulator saturate at high optical intensities. 26, 27 This saturation, which has been attributed to carrier screening in the material, has been analyzed in the past. 28 We size the MQW devices appropriately as a function of the optical power requirement and thus neglect the saturation effects.
Analysis of a Multiple-Quantum-Well Modulator Interconnect
In the case of an optical interconnection that uses MQW modulators the driver should be designed to take into account the absorbed modulator current. In addition, for MQW's the modulator size is a function of the input optical power to avoid the saturation phenomena. Higher speed requires more modulator power, thus resulting in a larger modulator with larger capacitance and current, which affects the design of the driver. The transmitter itself also contributes to the total steady-state current because of absorption. Appendix E presents the details of the MQW modulator driver design. On the basis of the input capacitance of the driver given in Eq. ͑E12͒, a superbuffer can be designed as above if needed. The total capacitance C tot is then
where C sb is the superbuffer total parasitic capacitance; C TR,i and C TR are the transmitter driver input and transmitter capacitances given by Eqs. ͑E12͒ and ͑E10͒, respectively; and C rc is the receiver capacitance. The effective interconnection transconductance is
where k dr is the transmitter driver transconductance given in Appendix E. The high-and low-level steady-state currents are calculated as
where I TR and I RC are the transmitter and receiver site steady-state currents resulting from amplification, respectively ͑estimated in Appendix C͒; I MQW,H is the MQW driver high-level current given by Eq. ͑E6͒; and the photodetector currents are the same as those given in Section 5. The minimum clock period of the interconnection can be estimated as
where t p,MQW is the MQW modulator internal propagation delay and t dr,p is the modulator driver propagation delay, which can be approximated as half the signal rise time t r given by Eq. ͑E9͒.
There is an extra energy requirement for an external system laser to drive the modulators optically. The electrical power requirement in the system laser derived from a single MQW modulator is calculated by
The technology parameters used for numerical illustrations in the next subsections are presented in Tables 3 and 4 . Figure 9 illustrates the comparison between MQWbased optical and off-chip electrical one-to-one interconnections. The optical interconnection speed is controlled by variation of the speed of light detection. In the fastest case the photodetection delay t p,det is equal to the minimum inverter propagation delay RC min . When this delay is increased the energy re- quirement of the optical interconnection is reduced at the expense of speed. The behavior of the curves shows a better optical speed performance that is due to the smaller buffer requirement of the MQW modulators because of their smaller device capacitance. The break-even line length for equal energy requirement is approximately 3 cm compared with parallelor series-terminated electrical interconnects. For both system energy and processing plane energy ͑which is commonly referred to as on-chip power dissipation͒ requirements, MQW-based optical interconnects offer a simultaneous speed-energy advantage for one-to-one connection. For long interconnects the MQW optical interconnects require almost 6 times less processing plane energy and yet operate faster than the fastest electrical interconnect. In terms of overall system energy the energy efficiency of the optical interconnects drops to less than twice better than their electrical counterparts. Note that, when the optical light detectors are operated 10 times slower than the speed of the minimum inverter, optical interconnects could be more energy efficient than even a series-terminated electrical interconnect for long interconnections and yet operate faster. The biggest contribution to the system energy requirement comes from the external light source. The biggest contribution to the processing plane energy requirement comes from the steady-state modulator currents because of absorption. Figure 10 illustrates the comparison between MQWbased optical and on-chip electrical one-to-one interconnections. There is a break-even line length of approximately 4 cm for equal system energy. It is interesting to note that faster optical interconnects require less on-chip energy per bit. This is due to the smaller contribution of the steady-state components. In this case the break-even line length is only approximately 2 cm. For long wafer-scale interconnects the simultaneous speed-energy advantage of the MQW-based optical interconnect exceeds an order of magnitude.
Comparison with Off-Chip Electrical Interconnects

Comparison with On-Chip Electrical Interconnects
B. Vertical-Cavity Surface-Emitting Laser as a Transmitter
Compared with light modulators the use of surfaceemitting lasers as optical transmitters in a free-space optical interconnection system significantly simplifies the optical system design by elimination of the requirement for an external laser source and its associated optics. Thus surface-emitting lasers have the potential for improving the optical link efficiency and the system stability and robustness. Although still in the early development stages, VCSEL's are very promising for two-dimensional array applications. 29, 30 A great amount of research has been performed lately to improve the uniformity of laser arrays, reduce the threshold currents, and increase the maximum power output. 29, 31, 32 The threshold voltage and electrical-to-optical power conversion efficiency are the main characteristics of lasers, along with their series resistance, that influence the performance of these devices in a digital interconnection. 33,34
Analysis of a Vertical-Cavity Surface-Emitting Laser Interconnect
The details of the VCSEL transmitter driver design are presented in Appendix F. Based on the input capacitance of the driver given in Eq. ͑F12͒, a super- buffer can be designed as above if needed. The total capacitance C tot is then
where C sb is the superbuffer total parasitic capacitance; C TR,i and C TR are the transmitter driver input and transmitter capacitances given by Eqs. ͑F12͒ and ͑F10͒, respectively; and C rc is the receiver capacitance. The effective interconnection transconductance is
where k n is the transmitter driver transconductance given by Eq. ͑F8͒. The high-and the low-level steady-state currents are calculated as
where the VCSEL transmitter high-level current is given by Eq. ͑F7͒, the VCSEL threshold current I th is given by Eq. ͑F6͒, and the receiver currents are the same as those in Subsection 6.A. The minimum clock period of the interconnection can be estimated as
where t p,VCSEL is the VCSEL device propagation delay and t dr is the laser driver propagation delay that can be approximated as half the signal rise time t r , given by Eq. ͑F9͒. Unlike in the modulator cases, there is no need for an external light source as each VCSEL is a light source itself. VCSEL parameters are shown in Table 5 . Figure 11 illustrates the comparison between VCSEL-based and off-chip one-to-one interconnections. The speed of the VCSEL-based interconnection is slightly lower than in the MQW case because of the larger driver requirement of the VCSEL because of the high laser current. The break-even line lengths for equal energy is approximately 1 cm. For 20-cm-long interconnects a VCSEL-based interconnect requires an order of magnitude less system en- Fig. 11 . Speed and energy comparison between off-chip electrical and VCSEL-based optical interconnects for a one-to-one connection: ͑a͒ Speed. ͑b͒ System ͑processing plane͒ energy. Curves related to electrical interconnect are illustrated with symbols. The performance of the optical interconnects is illustrated at different detection speeds ͑t p,det ͒ to permit comparison with electrical interconnects running at the same speed.
Comparison with Off-Chip Electrical Interconnects
ergy and operates 2 to 4 times faster. Note that, with improvements in the VCSEL technology, the numbers reported in this paper are expected to improve further. 35 Also note that, compared with the MQW modulator cases, the fastest VCSEL-based optical interconnect requires less system energy.
Comparison with On-Chip Electrical Interconnects
It can be observed from Fig. 12 that the break-even line length is less than a centimeter. Compared with the wafer-scale electrical connections VCSELbased optical interconnects yield a drastic speed and energy advantage: In the case of long interconnects an optical interconnect is 4 times faster and yet 10 times more energy efficient. Note that, even for very short interconnects, optics still provides faster operation.
Effects of Technology Scaling
This section covers the potential effects of VLSI scaling ͑i.e., reduced minimum feature size͒ on the different interconnect technologies considered in this paper. This is done from only a qualitative point of view and within some simplifying assumptions on the effect that the scaling has on such parameters as voltage supplies, line capacitance, line impedance, etc. However, the trends shown here should hold accurate for the next two or three generations of VLSI circuits. Note that a related study, although quite more in depth, can be found in Ref. 36 . From a general point of view, scaling down the VLSI technology usually yields faster circuits that consume less power. It also implies reduced parasitics as the transistor areas become smaller. However, it also yields increased resistance of the metal wires on a VLSI chip.
A. Electrical Interconnects
Assume that two VLSI chips are interconnected by means of an off-chip interconnection line of impedance Z0. As the technology scales down ͑assuming ideal scaling͒, the transistor resistance remains constant to a first order. This is because the transconductance increases linearly with the scaling parameter s and the supply voltage V DD decreases linearly with s. Note that these assumptions are true only in first approximation and tend to break down as the scaling approaches the deep submicrometer level ͑0.18 m and below͒. Thus the minimum gate delay decreases with s because the resistance remains constant and the parasitic capacitances decrease with s. Therefore the interconnect technology scaling allows the off-chip interconnection linewidth to be decreased to a first order by s. If this is done along with VLSI scaling, then the line impedance Z0 increases by s. An increased line impedance makes a line easier to drive, but, because the number of stages in a superbuffer is a logarithmic function of the output load, the effect of increased line impedance on the superbuffer driver performance is minimal. However, because the minimum gate delay scales down as s, the overall superbuffer propagation delay decreases as s. Scaling Z0 up, however, may increase the propagation delay through the line if the line connects to large lumped capacitances, as the charging capability of the line is proportional to its impedance. If the line is practically unloaded then the propagation delay is equal to the inherent time of flight, which is independent of the line impedance. Therefore, to a firstorder approximation, we can say that technology scaling s decreases the interconnect propagation delay by s if the line is unloaded, whereas the propaga- tion delay remains roughly constant ͑or decreases by less than s͒ if the line is loaded.
On the other hand, the energy of data transmission decreases significantly with scaling. The superbuffer and the interconnect capacitances decrease as s. Because the supply voltage also decreases by s and because the dominant capacitive component of the energy is proportional to the square of the supply voltage ͑capacitive component͒, the energy requirement scales down as s 3 ͑note that the short-circuit component scales as s 3 and the parallel-termination component scales between s and s 3 ͒.
In the case of on-chip interconnects the scaling of a repeater-based interconnect needs to be considered. When an interconnect is scaled down the line capacitance decreases in the first order, while the line resistance increases. Thus the RC time constant of the line remains approximately constant ͑unless other measures are taken to keep the resistance low͒. The repeater propagation delay, however, scales down with s because of the decreased gate capacitances. The overall interconnection propagation delay, which is a function of both the line RC delay and the repeater propagation delay, decreases as only s 0.5 . If, while the linewidth is scaled to reduce the capacitance the line thickness is increased to keep the line resistance constant, then the propagation delay decreases with s. This approach, however, is in contradiction to the VLSI trend to increase the number of interconnect layers. Increased line thickness also increases line-to-line and fringe capacitances and results in a decrease in the line capacitance with a linewidth that is less than s.
As in the off-chip interconnect case, the energy requirement of on-chip interconnects scales down as s 3 because of the decrease in both supply voltage and capacitances. Therefore the energy-delay product of electrical data transmission scales down between s 3 and s 4 .
B. Optical Interconnects
The energy requirement of an optical interconnect is dominated mostly by static currents. As the VLSI technology scales down, the parasitic capacitance driven by a photodiode decreases by s. The gain of the amplifier following the photodiode increases with s because of the increased transconductance and the reduced current. Because the supply voltage also reduces by s, the voltage swing requirement at the output of the photodiode reduces as s 2 . Therefore, for the same speed the required photocurrent reduces as s 3 because of the reduced capacitances along with a reduced voltage swing. Similarly to the photocurrent, all the transmitter optical power and currents scale as s 3 . Because the voltage supply reduces by s, the energy requirement of the optical interconnect scales down by s 4 ͑which is better than the electrical interconnect case͒ without assuming any improvement in the efficiency of transmitters and interconnect optics. Because we assumed constant speed, the energy-delay product scales as s 4 ͑which is as good as the best electrical case͒. The results of comparison of the scaling effects are summarized in Table 6.
Conclusions
In this paper we have compared electrical and freespace optical interconnections in terms of speed performance and energy cost for digital transmission in large-scale systems. Free-space optical interconnects that use MQW modulators or VCSEL's as transmitters offer a significant speed advantage over both off-chip and wafer-scale on-chip electrical interconnects. Compared with the fastest off-chip electrical interconnects ͑parallel-terminated lines͒ and for lengths up to a few centimeters, optical interconnects provide as much as a twice better speed performance. For medium-length off-chip interconnections ͑5 to 15 cm͒ the speed advantage of the optical interconnect is approximately 50%. Finally, when compared with long off-chip interconnections the speed advantage reduces to approximately 20%-40%. Compared with series-terminated offchip electrical interconnects that require much less power than their parallel-terminated counterparts optical interconnects provide at least a twice better transmission speed, even for very long interconnects ͑up to 20 cm͒. A MQW-based optical interconnect provides the best one-to-one speed performance, while VCSEL-based interconnects follow with small differences. This is due to the smaller driver requirement of the MQW modulators owing to their much smaller transmitter current requirement compared with that of the VCSEL.
Compared with wafer-scale VLSI connections optical interconnects provide increasingly better speed performance as the line length becomes longer, reaching a 4 times faster transmission speed. In the case of long on-chip connections up to 2 cm in length, an optical interconnect provides a twice faster interconnect speed.
The on-chip energy requirements of one-to-one optical interconnects are generally less than 50 pJ͞bit transmitted. For electrical interconnects it is of the order of several hundred picojoules. The break-even line length between optical and electrical interconnects for equal energy is of the order of a few centimeters. For applications in which a large processing plane is needed optical interconnects provide a simultaneous speed and energy advantage over electrical interconnects, reaching a combined factor of at least 20.
Modulator-based optical interconnects require more overall system energy than VCSEL-based opti- Optical s cal interconnects because of the requirement for an external system light power source. VCSEL-based optical interconnects offer the best energy requirement but also require higher on-chip energy dissipation. Our analysis in this paper has not included the area requirements of the devices used in the interconnection. Our main emphasis in this study has been to design interconnections that operate at the fastest possible speed and then to compare the energy requirements. This approach yields a large-area requirement for the electrical interconnects compared with that of the optical ones. In the off-chip electrical interconnect case the line drivers and the line terminators and, in the wafer-scale connection case, the repeaters occupy a substantial amount of the onchip area. For a comparable area there is enough room in the optical interconnect case, for example, to improve the light detector circuitry and reduce the input optical power requirement, 36,37 which considerably reduces the overall energy requirement of an optical interconnect. Although more complicated detector circuitry may increase the detector propagation delay, the overall link delay may benefit, as this may decrease the transmitter propagation delay because of reduced transmitter power requirements. 35 Also, in some systems slower-than-maximum-speed optical interconnects can be designed to provide a much lower energy requirement than that of their electrical counterparts while still operating faster. In such cases there is room for an increased detector delay to obtain even better energy efficiency. Improved light detection, possibly with more complicated circuitry, is therefore an important issue that should be addressed in the future. 35 
Appendix A: Superbuffer Design
A superbuffer, i.e., a chain of inverters of increasing sizes, is used widely to reduce propagation delays when driving large capacitive loads. In this appendix we use some of the results of a superbuffer design reported in Ref. 13 . A superbuffer circuit with a tapering factor ␤ is illustrated in Fig. 13 .
The minimized propagation delay through the superbuffer is given as 13
where n is the number of inverter stages, RC min is the minimum logic RC time constant, and ␣ is defined as
where ␤ is the tapering factor,
C min,i is the minimum inverter input capacitance, and C min,o is the minimum inverter output capacitance. The number of stages n ͑excluding the minimum first stage͒ can be calculated as 13
where C L is the output load capacitance of the last superbuffer stage.
Because the signals within the superbuffer can be treated with the lumped-capacitor approximation, the rise time t r of the signals in the superbuffer is approximately twice the propagation delay of a single stage:
The output capacitance of the last superbuffer stage, which is ␤ nϪ1 times larger than the minimum, is calculated as
The total capacitance of the superbuffer on the signal path is the sum of the input and the output capacitances of all the stages:
The effective transconductance of the superbuffer, which we define as the sum of the transconductances of all the stages, is calculated as
where k min is the transconductance parameter of the minimum geometry inverter.
Appendix B: Detector Requirements
In this appendix we express the detector photocurrent dynamic range requirement as a function of detector parasitics and speed of operation. Figure 8 illustrates the detector circuit considered. Figure 14 shows the presumed detector transfer characteristic in which the optical input transition between a lowand a high-intensity level is linear, thus resulting in a linear photocurrent signal transition through the photodiode.
If the optical interconnection system does not alter the timing characteristics and the photodiode device limits are not pushed, the photocurrent rise time is equal to the rise time of the optical signal at the transmitter output. This is illustrated in Fig. 14 As illustrated in Fig. 8 , the first inverter of the superbuffer at the transmitter site has to amplify its input signal ͑driven by a minimum logic gate͒ from the VLSI supply level to the transmitter supply level. This is generally approximately 10 V for achieving an acceptable optical modulation depth. Since this value is only a few times larger than the VLSI supply levels ͑3-5 V͒, a single inverter is sufficient to perform the amplification. Similarly, at the receiver site, the thresholding inverter consumes steady-state currents because of the amplification of the photodiode output voltage, whose swing is limited to approximately 330 mV by the clamping diodes.
In any case, a steady-state current results from the fact that the input voltage swing of an inverter is limited to approximately half of the supply level. If the input voltage swings by an amount of approximately ⌬V of the midsupply level, then it is possible to show that the average steady-state current through the receiver site inverter is
For the receiver site, where we assumed a 330-mV voltage swing, ⌬V ϭ ⌬V d ͞2 ϭ 165 mV. For the transmitter site we replace V DD in Eq. ͑C1͒ with V TR :
where ⌬V ϭ V DD ͞2.
Appendix D: Estimation of Optical Time-of-Flight Delay
We assume that two points on a plane separated by L int can be interconnected optically by an optical element located at a distance L int from the plane in the third dimension ͑see Fig. 16͒ . Thus the length of the optical path between the two points is calculated as
which results in an optical time-of-flight delay of
where c is the speed of light propagation in the medium.
Appendix E: Multiple-Quantum-Well Modulator Driver Design
In this appendix we design an inverter stage to drive the MQW light modulator, as illustrated in Fig. 17 .
The size of the inverter depends on the MQW current because of optical absorption, device, integration parasitics, and speed of operation. The MQW modulator input-to-output optical power efficiency ͑for high-and low-voltage states͒ is given as 33
MQW,L ϭ k͑0͒
where V H and V L are the high-and the low-level voltages across the modulator, k͑0͒ is the absorption slope at zero voltage, K m is the absorption slope ratio, P i,MQW is the input optical power to the modulator, A MQW is the modulator area, and I S ͑V͒ is the saturation intensity as a function of the modulator voltage.
To make the efficiency independent of the input op- tical power or modulator area, we make the following practical assumption 33 :
Note that reducing ratio ͑E3͒ further results in a larger modulator area for a given power with only a small gain in efficiency. Therefore when the output power requirement from the modulator increases the area of the modulator also increases, according to Eq. ͑E3͒, to keep the modulator efficiency constant. Using Eq. ͑E3͒ in Eqs. ͑E1͒ and ͑E2͒ yields MQW,H ϭ 0.83k͑0͒ K m ,
MQW,L ϭ 0.9k͑0͒.
On the other hand, the modulator high-level absorption current can be estimated as
where r MQW is the modulator responsivity. The NMOS transistor of the driver inverter should be large enough to sink this current to satisfy the dc condition V MQW Ն V H . Equating Eq. ͑E6͒ to the NMOS current in the linear region and solving for the NMOS transconductance yields
where V TR is the transmitter power supply voltage, V T is the transistor threshold voltage, and V dslow ϭ V TR Ϫ V H . In addition to the dc requirement the driver should also satisfy the switching speed or ac requirement. If the NMOS transistor is in the linear region of operation during switching, its resistance can be estimated as
where we included a factor of 2 to better approximate the transistor resistance because, during switching, the average value of the input voltage is less than V TR and the PMOS current confronts the NMOS current. The rise time of the signal at the driver output can then be estimated as t r,dr ϭ 2.3R NMOS C TR ,
where C TR is the total transmitter capacitance composed of
where C bond is the flip-chip bond capacitance, C MQW is the modulator capacitance per unit area, C min,o is the minimum inverter output capacitance, and k min is the minimum transistor transconductance parameter. It is not meaningful to operate the driver faster than a minimum inverter stage. Thus equating Eq. ͑E9͒ to the rise time of the signals at the output of a minimum inverter ͑driving another minimum inverter͒, using Eqs. ͑E8͒ and ͑E10͒ in Eq. ͑E9͒, and solving for the transistor transconductance give
The NMOS transistor is therefore sized on the basis of the stricter of the dc and the ac conditions given by Eqs. ͑E7͒ and ͑E11͒. For completing the driver design the PMOS transistor is sized twice as large as the NMOS transistor to compensate for its lower mobility. The design of the driver gives the transmitter driver input capacitance as
where k dr is the larger of the dc and the ac transconductances and C min,i is the minimum-size inverter input capacitance.
Appendix F: Vertical-Cavity Self-Emitting Laser Driver Design
The laser driver circuitry considered is shown in Fig.  18 , where a single NMOS transistor is used to switch the laser diode. The driver should satisfy the dc and the minimum switching speed requirements: The NMOS transistor should be large enough to conduct the high-level laser current and switch the laser in no more than one minimum inverter propagation delay. In this analysis we assume that the laser is operated at the maximum output power for a certain laser diameter. Therefore the laser diameter is increased to achieve higher optical output power from the laser as needed to accommodate larger fan-out or faster operation. We assume that the output power versus the laser diameter and the threshold current versus the laser diameter characteristics are linear:
I th ϭ D, where P OH is the optical output high power level, I th is the laser threshold current, D is the laser diameter, and ␥ and are the slopes of the characteristic curves. The laser current-to-power characteristic is assumed to be P OH ϭ ͑I TR Ϫ I th ͒ LI , I TR Ն I th , (F3)
where LI is the slope of the laser L-I curve. For a given laser output power requirement, the laser diameter, threshold current, and operating dc current are found by use of Eqs. ͑F1͒-͑F4͒, as follows:
The NMOS transistor should satisfy the dc condition I DS ϭ I TR . Equating Eq. ͑F7͒ to the linear region of the transistor current, neglecting the small quadratic term, and solving for the transistor transconductance yield
where V L is the NMOS drain voltage when it is on. Because of the low efficiency of the optical link the resulting laser current is high. For this reason we assume that the design of the switch transistor based on Eq. ͑F8͒ also satisfies the minimum switching speed requirement. If the transient capacitive current is approximately one fourth the high-level laser current I TR , then the rise time of the signal at the driver output can be estimated as
where V H is the high-level driver output voltage, V H ϭ V TR Ϫ V th ; and C TR is the laser driver output capacitance composed of the flip-chip bond capacitance, the NMOS transistor junction capacitance, and the laser device capacitance:
where C minN,i and k min are the minimum NMOS transistor capacitance and transconductance, respectively; C LAS is the laser device capacitance per unit area; and A LAS is the laser area:
Finally, the laser driver input capacitance can be calculated as
